| |
|
|
 |
 |
IRC25923 - Digital Design Engineer| Company Name: | Synaptics |
Approximate Salary: | Not Specified |
| Location: | Santa Clara, |
Country: | United States |
| Industry: | Engineering |
Position type: | Full Time |
| Experience level: | 2 - 5 years |
Education level: | Bachelor's Degree |
|
Company Description
|
|
| |
|
| |
Synaptics is the leading worldwide developer of user interface solutions for mobile computing, communications and entertainment devices. Our mission is to enrich the interaction between users and their intelligent devices. Synaptics products emphasize ease of use, small size, low power consumption, advanced functionality, durability and reliability, making them applicable to a multitude of markets, including notebook computers, PC peripherals, mobile phones, and portable entertainment devices such as MP3 players.
|
| |
|
|
Job Responsibilities
|
|
| |
|
| |
The IC Design team is searching for a hands-on, team oriented, CMOS design engineer with strong digital design expertise. In this role, the engineer will be responsible for the design of digital blocks and sub-systems that implement innovative capacitive and other touch sensing technologies. You should have good knowledge of RTL coding using Verilog, logic synthesis, timing analysis, logical equivalence checking, and DFT.
Responsibilities include:
- Detailed logic design, simulation, synthesis, and verification of RTL code (Verilog/SystemVerilog) for digital sub-systems of system-on-a-chip (SOC) ICs.
- Work closely with Layout Team on place & route and timing analysis and closure.
- Use programming languages (C, Perl, TCL etc.) to improve the efficiency of the design & verification tasks.
- Evaluate and troubleshoot bench tests during silicon characterization.
- Schedule tasks and goals to complete designs on time that meet all specifications.
|
| |
|
|
Required Qualifications
|
|
| |
|
| |
- BS or MS in Electrical Engineering.
- Design skills and experience at the RTL-level (Verilog/SystemVerilog).
- Hands-on experience in synthesis and timing analysis is required.
- Experience in using IC design tools such as Synopsys VCS, Design Compiler, Conformal LEC, and Primetime is required.
- Working knowledge of programming and scripting languages such as C/C++, Perl, TCL, etc.
|
| |
|
|
Desired Qualifications
|
|
| |
|
| |
- A good understanding of testability and design-for-test (DFT), ATPG, BIST is a big plus.
- Firmware development (using C or Assembly) experience is highly desired
|
|